Sheet 1 of 1



Atty. Docket No.: 1365.039US1 Serial No. 09/769,954

Applicant: Dmitriy Rumynin et al.

Filing Date: January 25, 2001 Group: -2121: 2/24

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)

*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
Initial	Document Number	Date	Name	Clubb	Buberuss	II Appropriate
۸N						
3 h-	_ 4,596,256	06/24/1986	Ascher, G., et al.	128	710	01/26/84
D.M	_ 4,993,421	02/19/1991	Thornton, W.E.	128	670	07/20/90
	_ D. 341,423	11/16/1993	Bible, C.	D24	167	02/14/91
	D. 377,983	02/11/1997	Sabri, M., et al.	D24	167	09/13/95
A.	_ D. 407,159	03/23/1999	Roberg, A.	D24	167	04/30/98
, -						
		FC	DREIGN PATENT DOCUM	ENTS		
xaminer itial	Document Number	Date	Country	Class	Subclass	Translation Yes No
_			OTHER DOCUMENTS			
xaminer itial			(Including Author, Title, Date, Pertinent Pages,	Etc.)		
	D 41 4 D 19	'A Signed Binary M	Iultiplication Technique", Oxi	ford University I	Press. Reprint	ed from O.J. Mech.
\.	I BOOTH A D "					
12H					•	
74	Appl. Math. 4:	236-240, Pgs. 100-	104, (1951)			
	Appl. Math. 4: Dadda, L., "O	236-240, Pgs. 100- n Parallel Digital M	104, (1951) Iultipliers", <u>Associazione Elet</u>			
AG.	Appl. Math. 4: Dadda, L., "O	236-240, Pgs. 100-	104, (1951) Iultipliers", <u>Associazione Elet</u>			
AK AK	Appl. Math. 4: Dadda, L., "O Alta Freq. 45:5	236-240, Pgs. 100- n Parallel Digital M 574-580, Pgs. 1261	104, (1951) Iultipliers", <u>Associazione Elet</u>	trontecnia ed Ele	ettronica Italia	na, Reprinted from
MA MA MA	Appl. Math. 4: Dadda, L., "O Alta Freq. 45:5 Dadda, L., "So	236-240, Pgs. 100- n Parallel Digital M 574-580, Pgs. 1261	104, (1951) [ultipliers", <u>Associazione Eletters</u> 32, (1976) arallel Multipliers", <u>Assocciaz</u>	trontecnia ed Ele	ettronica Italia	na, Reprinted from

AB

Foster, C.C., et al., "Counting Responders in an Associative Memory", The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission, from IEEE Trans. Comput. C-20:1580-1583, Pgs. 86-89, (1971)

ATP

Swartzlander, Jr., E.E., "Parallel Counters", Institute of Electrical and Electronic Engineers, Inc., Reprinted, with permission from IEEE Trans. Comput. C-22:1021-1024, Pgs. 14-17, (1973)

All

Wallace, C.S., "A Suggestion for a Fast Multiplier", The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission, from IEEE Trans. Electron. Comput. EC-13:14-17, Pgs. 14-17, (1964)

RECEIVED

MAR 2 7 2001

Technology Center 2100

Examiner	D. H. Malzahn	Date Considered 3/25/03
*Substitute Disc	closure Statement Form (PTO-1449)	



**Examiner

Initial

Sheet 1 of 1

Atty. Docket No.: 1365.039US1 Serial No. 09/769,954

Applicant: Dmitriy Rumynin et al.

Filing Date: January 25, 2001

Group: -2121 Ziz V

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

U.S. PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Name	Class	Subclass	- Filing Date If Appropriate
Ala					•	
SOV.	- 5,995,029	11/30/1999	Ryu, M.S.	341	101	10/29/97

FOREIGN PATENT DOCUMENTS

**Examiner Initial Document Number Date Country Class Subclass Translation Yes No O741354 11/06/1996 European G06F 7/60

OTHER DOCUMENTS

(Including Author, Title, Date, Pertinent Pages, Etc.)

Jones, R.F., et al., "Parallel Counter Implementation", <u>Conf. Rec. 26th</u>

<u>Asilomar Conf. Signals, Systems & Computers</u>, Vol. 1, ISBN 0-8186-3160-0, pp. 381-385, (1992)

Examiner D. H. Malzuhn

Date Considered 子とりし

Sheet	1	of	1
			_

Form 1449*

Atty. Docket No.: 1365.039US1

Serial No. 09/769,954

INFORMATION DISCLOSURE STATEMENT

Applicant: Dmitriy Rumynin et al.

Group: 2121 21 24

BY APPLICANT (Use several sheets if neces ary)

Filing Date: January 25, 2001

FEB 2 8 2002

PATENT DOCUMENTS

RECEIVED

**Examiner Initial Docume	ent Number	Date	Мате	Class	MAD:10s8	Filing Date
		PADEN "			ामा सर पुः प्	.001
3,6	34,658	01/11/1972	Brown, R.R.	23 3e 0	chnology Cer	nter 2100 _{/19/70}
3,7	57,098	09/04/1973	Wright, C.M.	235	175	05/12/72
4,60	07,176	08/19/1986	Burrows, J.L., et al.	307	449	08/22/84
5,0	95,457	03/10/1992	Jeong, H.	364	758	02/01/90
5,1	75,862	12/29/1992	Phelps, A.E., et al.	395	800	06/11/90

FOREIGN PATENT DOCUMENTS

**Examiner		-				Translation
Initia	Document Number	Date	Country	Class	Subclass	Yes No
	2016181	09/19/1979	United Kingdom	G06F	7/39	
Intin	2062310	05/20/1981	United Kingdom	GO6F	7/52	
-AVI	2475250	08/07/1981	France	G06F	7/38	With English Abstract

OTHER DOCUMENTS

Initial

(Including Author, Title, Date, Pertinent Pages, Etc.)



"Combinatorial Techniques for Performing Arithmetic and Logical Fleisher, H., Operations", IBM Research Center, RC-289, Research Report, pp. 1-20, (July 18, 1960)



"Multiple Addition by Residue Threshold Functions and Their Ho, I.T., et al., Representation By Array Logic", The Institute of Electrical and Electronics Trans. Comput. C-22: 762-767, pp. 80-85,

Examiner D. H. Malzahn Date Considered

Substitute for form 1449A/PTO	Complete if Known		
INFORMATION DISCLOSURE STATEMENTARY APPLICANT	Application Number	09/769954	RECEIVED
(lese as many sheets as necessary)	Filing Date	January 25, 2001	2 2003
DEC 3 0 2002 E	First Named Inventor	Talwar, Suni	
	Group Art Unit	2121 2124	Legy Center 2100
	Examiner Name	Unknown	Technology Center 2100
Sheet 1 of 1	Attorney Docket No:	90007.039US1 (136	65.039US1)

	US PATENT DOCUMENTS						
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate	
XIV	US-5524082	06/04/1996	Horstmann, P., et al	364	489	06/28/1991	
337	_US-6023566	02/08/2000	Belkhale, K., et al	395	500.03	04/14/1997	

		FOREIGN PATEN	II DOCUMENTS			
Examiner !pitjals*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²
Initials*	EP-0168650	01/22/1986	Darringer, J., et al	G06F	15/60	
A SEA	EP-0309292	03/29/1989	Nishiyama, T., et al	G06F	15/60	
KE	GB-2365636	02/20/2002	Rumynin, D, et al	G06F	7/60	
A	GB-2365637	02/20/2002	Dmitriy, R	G06F	7/60	
EXI.	WO-02/12995	02/14/2002	Meulemans, P	G06F	7/00	

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
A		CHAKRABORTY, S.,et al., "Synthesis of Symmetric Functions for Path-Delay Fault Testability", 12th International Conference on VLSI Design, (1999),pp. 512-517	
3XI		DEBNATH, D., "Minimization of AND-OR-EXOR Three-Level Networks with AND Gate Sharing", IEICE Trans. Inf. & Syst., E80-D, 10, (1997),pp. 1001-1008	
J.		DRECHSLER, R.,et al., "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", <u>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</u> , 16(1), (1997),pp. 1-5	
SON		DRECHSLER, R.,et al., "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", <u>IEEE</u> , (1995),pp. 91-97	
AR.		JONES, JR., R., et al., "Parallel Counter Implementation", IEEE, (1992),pp. 381-385	
Ja		NIENHAUS, H., "Efficient Multiplexer Realizations of Symmetric Functions", IEEE, (1981), pp. 522-525	
A		VASSILIADIS, S.,et al.,"7/2 Counters and Multiplication with Threshold Logic", IEEE, (1997), pp.192-196	

D. H. Malzaha **EXAMINER**

. . : "

DATE CONSIDERED 3/25/03